This patent had ► Log In grant time compared to others in this category.
Patent grant time can be influenced by many factors. Activities within the USPTO that are beyond the control of patent attornies can influence grant time, but short grant times can also indicate well-written patents and dedicated efforts to respond rapidly to USPTO office actions with strong arguments. Shorter grant times are preferable, and the scores for this section are inverse measures — higher scores are better.
This patent has ► Log In claims compared to others in this category.
The number of claims in a patent is correlated with its strength. Because greater claim counts increase the cost of a patent, more claims can indicate the importance an applicant assigns to a patent. Importantly, some may elect to file claims across multiple patents. A higher score in this metric indicates more claims, relative to others in this category.
This patent has received ► Log In citations from other patents, than others in this category.
Citations from other patents are an important measure of the significance of a patent. More citations indicate that other technologies build on a patent. Higher scores in this metric are better, and indicate more citations from other patents.
This patent referenced ► Log In citations to other patents, than others in this category.
A lower number of citations to other patents can be a sign of diminished patent strength. More citations indicate dependence on more other technologies. Higher scores in this category are better, and indicate fewer citations to other patents.
This patent has ► Log In proximity to basic research compared to others in this category.
Proximity to basic research is measured by comparing the number of citations to non-patent literature among a cohort of patents. Because most non-patent citations are primary research papers, a higher count indicates greater proximity to basic research.
|6,223,301||Fault tolerant memory|
|6,101,614||Method and apparatus for automatically scrubbing ECC errors in memory via hardware|
|6,098,132||Installation and removal of components of a computer|
|6,076,183||Method of memory error correction by scrubbing|
|5,768,560||Dynamically configurable memory system having a programmable controller including a frequency multiplier to maintain memory timing resolution for different bus speeds|
|9,298,543||Electrically erasable programmable memory device that generates error-detection information|
|9,274,892||Memory chip with error detection and retry modes of operation|
|9,268,637||Memory circuit incorporating error detection and correction (EDAC), method of operation, and system|
|9,262,269||System and module comprising an electrically erasable programmable memory chip|
|9,262,262||Memory device with retransmission upon error|
|9,213,591||Electrically erasable programmable memory device that generates a cyclic redundancy check (CRC) code|
|9,201,726||Memory circuit incorporating radiation-hardened memory scrub engine|
|9,170,894||Memory error detection|
|9,141,479||Memory system with error detection and retry modes of operation|
|8,972,819||Memory circuit incorporating radiation-hardened memory scrub engine|
|8,918,703||Memory system with error detection and retry modes of operation|
|8,898,511||Homogeneous recovery in a redundant memory system|
|8,775,858||Heterogeneous recovery in a redundant memory system|
|8,769,335||Homogeneous recovery in a redundant memory system|
|8,707,110||Memory error detection|
|8,631,271||Heterogeneous recovery in a redundant memory system|
|8,589,769||System, method and storage medium for providing fault detection and correction in a memory subsystem|
|8,555,116||Memory error detection|
|8,549,378||RAIM system using decoding of virtual ECC|
|8,522,122||Correcting memory device and memory channel failures in the presence of known memory device failures|
|8,495,328||Providing frame start indication in a memory system having indeterminate read data latency|
|8,484,529||Error correction and detection in a redundant memory system|
|8,464,007||Systems and methods for read/write phase request servicing|
|8,327,105||Providing frame start indication in a memory system having indeterminate read data latency|
|8,307,259||Hardware based memory scrubbing|
|8,296,541||Memory subsystem with positional read data latency|
|8,245,087||Multi-bit memory error management|
|8,151,042||Method and system for providing identification tags in a memory system having indeterminate data response times|
|8,145,868||Method and system for providing frame start indication in a memory system having indeterminate read data latency|
|8,140,942||System, method and storage medium for providing fault detection and correction in a memory subsystem|
|8,112,678||Error correction for programmable logic integrated circuits|
|8,065,573||Method and apparatus for tracking, reporting and correcting single-bit memory errors|
|8,041,990||System and method for error correction and detection in a memory system|
|8,041,989||System and method for providing a high fault tolerant memory system|
|8,010,519||Method and system for mitigating impact of user errors in data stores|
|7,934,115||Deriving clocks in a memory system|
|7,870,459||High density high reliability memory module with power gating and a fault tolerant address and command bus|
|7,831,882||Memory system with error detection and retry modes of operation|
|7,765,368||System, method and storage medium for providing a serialized memory interface with a bus repeater|
|7,721,140||Systems and methods for improving serviceability of a memory system|
|7,685,392||Providing indeterminate read data latency in a memory system|
|7,669,086||Systems and methods for providing collision detection in a memory system|
|7,640,386||Systems and methods for providing memory modules with multiple hub devices|
|7,636,833||Method for selecting memory busses according to physical memory organization information associated with virtual address translation tables|
|7,496,823||Hardware based memory scrubbing|
|7,386,765||Memory device having error checking and correction|
|7,331,043||Detecting and mitigating soft errors using duplicative instructions|
|7,328,377||Error correction for programmable logic integrated circuits|
|7,325,078||Secure data scrubbing|
|7,307,902||Memory correction system and method|
|7,304,875||Content addressable memory (CAM) devices that support background BIST and BISR operations and methods of operating same|
|7,227,797||Hierarchical memory correction system and method|
|7,193,876||Content addressable memory (CAM) arrays having memory cells therein with different susceptibilities to soft errors|
|7,149,869||Method and apparatus for generating generic descrambled data patterns for testing ECC protected memory|
|7,085,953||Method and means for tolerating multiple dependent or arbitrary double disk failures in a disk array|
|6,987,684||Content addressable memory (CAM) devices having multi-block error detection logic and entry selective error correction logic therein|