Streamline your patent due diligence with deep analytics for patents, inventors, and attorneys



Compare patents by technology sector



Deep Analytics



Quickly evaluate patents of interest

► Want to see more? Join for free!

PatentQuant Patent Profile
Generated January 20, 2018

Method for managing an uncorrectable, unrecoverable data error (UE) as the UE passes through a plurality of devices in a central electronics complex

Patent Number: 6,845,469

Patent Information

Abstract
A method and system for managing uncorrectable data error (UE) conditions as the UE passes through a plurality of devices in a central electronic complex (CEC) is disclosed. The method and system comprises detecting a UE-RE by at least one device in the CEC; and providing an attention signal by at least one device to a diagnostic system to indicate the UE-RE condition. The method and system further includes analyzing the UE-RE attention signal by the diagnostic system to produce an error log with a list of failing parts and a record of the log. A method and system in accordance with the present invention provides a new fault isolation methodology and algorithm, which extends the current capability of a service processor runtime diagnostic code (PRD). The method and system in accordance with the present invention allows for correct error isolation and for surfacing of appropriate service action messages on a processing system that has successfully recovered from an uncorrectable data error (UE) condition. The method allows for the accurate determination of an error source and provides appropriate service action if and when the system fails to recover from the UE condition.
Patent Number: 6,845,469
Issue Date: 2005-01-18

Primary Category

Executive Summary

Summary

This patent was granted in ► Log In, which is ► Log In speed.

It has ► Log In claims, which is ► Log In than average for this category.

Its proximity to basic research is ► Log In than others in this category, and it displays ► Log In technology cycle time.

This patent received ► Log In citations from other patents, and references ► Log In other patents, as compared to other patents in this category.

Grant Time

► Log In

Claims

► Log In

► Want to see more? Join for free!

PatentStat Scores in Not categorized
These scores show the percentile ranks for each metric.
For example, a score of 90 means that 90% of similar patents had lower scores.

Patent Grant Time

This patent had ► Log In grant time compared to others in this category.

Patent grant time can be influenced by many factors. Activities within the USPTO that are beyond the control of patent attornies can influence grant time, but short grant times can also indicate well-written patents and dedicated efforts to respond rapidly to USPTO office actions with strong arguments. Shorter grant times are preferable, and the scores for this section are inverse measures — higher scores are better.

Patent Claims

This patent has ► Log In claims compared to others in this category.

The number of claims in a patent is correlated with its strength. Because greater claim counts increase the cost of a patent, more claims can indicate the importance an applicant assigns to a patent. Importantly, some may elect to file claims across multiple patents. A higher score in this metric indicates more claims, relative to others in this category.

Citations From Other Patents

This patent has received ► Log In citations from other patents, than others in this category.

Citations from other patents are an important measure of the significance of a patent. More citations indicate that other technologies build on a patent. Higher scores in this metric are better, and indicate more citations from other patents.

Citations to Other Patents

This patent referenced ► Log In citations to other patents, than others in this category.

A lower number of citations to other patents can be a sign of diminished patent strength. More citations indicate dependence on more other technologies. Higher scores in this category are better, and indicate fewer citations to other patents.

Research and Innovation Indicators
These are percentile ranks — they indicate the percentage of peers with lower scores.

Proximity to Basic Research

► Log In

0%

Proximity to Basic Research

This patent has ► Log In proximity to basic research compared to others in this category.

Proximity to basic research is measured by comparing the number of citations to non-patent literature among a cohort of patents. Because most non-patent citations are primary research papers, a higher count indicates greater proximity to basic research.

► Want to see more? Join for free!

Citations

Patents cited by this patent

Patent Title
6,574,752 Method and system for error isolation during PCI bus configuration cycles
6,253,250 Method and apparatus for bridging a plurality of buses and handling of an exception event to provide bus isolation
6,105,150 Error information collecting method and apparatus
6,058,494 Storage system with procedure for monitoring low level status codes, deriving high level status codes based thereon and taking appropriate remedial actions
6,003,144 Error detection and correction
6,000,040 Method and apparatus for diagnosing fault states in a computer system

Patents that cite this patent

Patent Title
9,298,659 Input/output (I/O) expansion response processing in a peripheral component interconnect express (PCIE) environment
9,201,830 Input/output (I/O) expansion response processing in a peripheral component interconnect express (PCIe) environment
9,020,877 Method and system for managing computer systems
8,769,180 Upbound input/output expansion request and response processing in a PCIe architecture
8,745,292 System and method for routing I/O expansion requests and responses in a PCIE architecture
8,700,959 Scalable I/O adapter function level error detection, isolation, and reporting
8,683,108 Connected input/output hub management
8,677,180 Switch failover control in a multiprocessor computer system
8,656,228 Memory error isolation and recovery in a multiprocessor computer system
8,645,767 Scalable I/O adapter function level error detection, isolation, and reporting
8,645,606 Upbound input/output expansion request and response processing in a PCIe architecture
8,615,622 Non-standard I/O adapters in a standardized I/O architecture
8,509,045 Flexible optical write strategy
8,345,522 Flexible optical write strategy
8,301,580 Method and system for managing computer systems
8,230,429 Detecting a deadlock condition by monitoring firmware inactivity during the system IPL process
7,953,914 Clearing interrupts raised while performing operating system critical tasks
7,895,477 Resilience to memory errors with firmware assistance
7,260,743 System and method for achieving autonomic computing self-healing, utilizing meta level reflection and reasoning

► Want to see more? Join for free!

Information presented on this site is collected from the USPTO and other sources. Errors may have been introduced in the original assembly or analysis of the data.
No warranties are expressed or implied.The content of this site is not a substitute for skilled legal, financial, or other guidance.
Copyright thinkBiotech LLC. All rights reserved.
Privacy policy.
`abc