This patent had ► Log In grant time compared to others in this category.
Patent grant time can be influenced by many factors. Activities within the USPTO that are beyond the control of patent attornies can influence grant time, but short grant times can also indicate well-written patents and dedicated efforts to respond rapidly to USPTO office actions with strong arguments. Shorter grant times are preferable, and the scores for this section are inverse measures — higher scores are better.
This patent has ► Log In claims compared to others in this category.
The number of claims in a patent is correlated with its strength. Because greater claim counts increase the cost of a patent, more claims can indicate the importance an applicant assigns to a patent. Importantly, some may elect to file claims across multiple patents. A higher score in this metric indicates more claims, relative to others in this category.
This patent has received ► Log In citations from other patents, than others in this category.
Citations from other patents are an important measure of the significance of a patent. More citations indicate that other technologies build on a patent. Higher scores in this metric are better, and indicate more citations from other patents.
This patent referenced ► Log In citations to other patents, than others in this category.
A lower number of citations to other patents can be a sign of diminished patent strength. More citations indicate dependence on more other technologies. Higher scores in this category are better, and indicate fewer citations to other patents.
This patent has ► Log In proximity to basic research compared to others in this category.
Proximity to basic research is measured by comparing the number of citations to non-patent literature among a cohort of patents. Because most non-patent citations are primary research papers, a higher count indicates greater proximity to basic research.
|6,531,974||Controlling time delay|
|6,518,812||Discrete delay line system and method|
|6,480,047||Reduced jitter phase lock loop using a technique multi-stage digital delay line|
|6,462,623||Method and apparatus for PLL with improved jitter performance|
|6,445,231||Digital dual-loop DLL design using coarse and fine loops|
|6,285,172||Digital phase-locked loop circuit with reduced phase jitter frequency|
|6,268,753||Delay element that has a variable wide-range delay capability|
|6,265,916||Clock multiplier circuit capable of generating a high frequency clock signal from a low frequency input clock signal|
|6,212,126||Semiconductor device including clock generation circuit capable of generating internal clock stably|
|6,204,732||Apparatus for clock signal distribution, with transparent switching capability between two clock distribution units|
|6,163,174||Digital buffer circuits|
|6,131,168||System and method for reducing phase error in clocks produced by a delay locked loop|
|6,121,808||DLL calibrated phase multiplexer and interpolator|
|6,101,197||Method and apparatus for adjusting the timing of signals over fine and coarse ranges|
|6,094,082||DLL calibrated switched current delay interpolator|
|6,047,346||System for adjusting slew rate on an output of a drive circuit by enabling a plurality of pre-drivers and a plurality of output drivers|
|6,011,732||Synchronous clock generator including a compound delay-locked loop|
|5,923,715||Digital phase-locked loop circuit|
|5,870,003||High frequency phase-locked loop circuit having reduced jitter|
|5,854,797||Tester with fast refire recovery time|
|5,844,954||Fine resolution digital delay line with coarse and fine adjustment stages|
|5,808,478||Digitally controlled output buffer to incrementally match line impedance and maintain slew rate independent of capacitive output loading|
|5,774,403||PVT self aligning internal delay line and method of operation|
|9,316,729||Systems and methods for providing trigger timing|
|8,437,428||Digital frequency locked delay line|
|8,271,825||Synchronization devices having input/output delay model tuning elements in signal paths to provide tuning capabilities to offset signal mismatch|
|8,207,885||Adjustable pulse width ground penetrating radar|
|8,064,562||Digital frequency locked delay line|
|7,945,800||Synchronization devices having input/output delay model tuning elements in signal paths to provide tuning capabilities to offset signal mismatch|
|7,835,205||Delay stage-interweaved analog DLL/PLL|
|7,702,942||Method for generating adjustable MRAM timing signals|
|7,692,598||Method and apparatus for transmitting and receiving time-domain radar signals|
|7,675,454||System, method, and computer program product providing three-dimensional visualization of ground penetrating radar data|
|7,664,216||Digital frequency locked delay line|
|7,652,619||Systems and methods using multiple down-conversion ratios in acquisition windows|
|7,649,492||Systems and methods for providing delayed signals|
|7,453,301||Method of and circuit for phase shifting a clock signal|
|7,453,297||Method of and circuit for deskewing clock signals in an integrated circuit|
|7,449,939||Bias generator with feedback control|
|7,447,106||Delay stage-interweaved analog DLL/PLL|
|7,443,761||Loop filtering for fast PLL locking|
|7,336,084||Delay lock circuit having self-calibrating loop|
|7,282,972||Bias generator with feedback control|
|7,177,205||Distributed loop components|
|7,111,185||Synchronization device with delay line control circuit to control amount of delay added to input signal and tuning elements to receive signal form delay circuit|
|7,009,407||Delay lock circuit having self-calibrating loop|