This patent had ► Log In grant time compared to others in this category.
Patent grant time can be influenced by many factors. Activities within the USPTO that are beyond the control of patent attornies can influence grant time, but short grant times can also indicate well-written patents and dedicated efforts to respond rapidly to USPTO office actions with strong arguments. Shorter grant times are preferable, and the scores for this section are inverse measures — higher scores are better.
This patent has ► Log In claims compared to others in this category.
The number of claims in a patent is correlated with its strength. Because greater claim counts increase the cost of a patent, more claims can indicate the importance an applicant assigns to a patent. Importantly, some may elect to file claims across multiple patents. A higher score in this metric indicates more claims, relative to others in this category.
This patent has received ► Log In citations from other patents, than others in this category.
Citations from other patents are an important measure of the significance of a patent. More citations indicate that other technologies build on a patent. Higher scores in this metric are better, and indicate more citations from other patents.
This patent referenced ► Log In citations to other patents, than others in this category.
A lower number of citations to other patents can be a sign of diminished patent strength. More citations indicate dependence on more other technologies. Higher scores in this category are better, and indicate fewer citations to other patents.
This patent has ► Log In proximity to basic research compared to others in this category.
Proximity to basic research is measured by comparing the number of citations to non-patent literature among a cohort of patents. Because most non-patent citations are primary research papers, a higher count indicates greater proximity to basic research.
|6,684,298||Dynamic reconfigurable memory hierarchy|
|6,608,476||Method and apparatus for reducing power consumption|
|6,528,974||Method and apparatus for reducing power consumption|
|6,449,694||Low power cache operation through the use of partial tag comparison|
|6,442,667||Selectively powering X Y organized memory banks|
|6,427,188||Method and system for early tag accesses for lower-level caches in parallel with first-level cache|
|6,307,281||System and method for reducing power dissipation in a circuit|
|6,219,796||Power reduction for processors by software control of functional units|
|6,115,793||Mapping logical cache indexes to physical cache indexes to reduce thrashing and increase cache size|
|6,041,401||Computer system that places a cache memory into low power mode in response to special bus cycles executed on the bus|
|5,931,951||Computer system for preventing cache malfunction by invalidating the cache during a period of switching to normal operation mode from power saving mode|
|5,901,322||Method and apparatus for dynamic control of clocks in a multiple clock processor, particularly for a data cache|
|5,870,616||System and method for reducing power consumption in an electronic circuit|
|5,809,532||Data processor with cache and method of operation|
|5,805,907||System and method for reducing power consumption in an electronic circuit|
|5,781,783||Method and apparatus for dynamically adjusting the power consumption of a circuit block within an integrated circuit|
|5,682,515||Low power set associative cache memory with status inhibit of cache data output|
|8,762,652||Cache coherency protocol in a data processing system|
|8,706,974||Snoop request management in a data processing system|
|8,606,998||System and method for instruction-based cache allocation policies|
|8,423,721||Cache coherency protocol in a data processing system|
|8,301,928||Automatic wakeup handling on access in shared memory controller|
|7,930,484||System for restricted cache access during data transfers and method thereof|
|7,805,619||Circuit technique to reduce leakage during reduced power mode|
|7,483,333||Memory device and method having banks of different sizes|
|7,418,553||Method and apparatus of controlling electric power for translation lookaside buffer|
|7,360,023||Method and system for reducing power consumption in a cache memory|
|7,290,089||Executing cache instructions in an increased latency mode|
|7,193,927||Memory device and method having banks of different sizes|
|7,177,223||Memory device and method having banks of different sizes|
|7,167,989||Processor and methods to reduce power consumption of processor components|
|7,127,560||Method of dynamically controlling cache size|
|7,082,075||Memory device and method having banks of different sizes|
|7,010,656||Method and apparatus for memory management|
|6,971,034||Power/performance optimized memory controller considering processor power states|