Streamline your patent due diligence with deep analytics for patents, inventors, and attorneys



Compare patents by technology sector



Deep Analytics



Quickly evaluate patents of interest

► Want to see more? Join for free!

PatentQuant Patent Profile
Generated January 23, 2018

Data exchange methods for a switch which selectively forms a communication channel between a processing unit and multiple devices

Patent Number: 6,845,409

Patent Information

Abstract
A switch is presented including a host input/output (I/O) port adapted for coupling to a controller, multiple device I/O ports each adapted for coupling to at least one device, and logic coupled between the host I/O port and the device I/O ports configured to selectively form a communication channel between the host I/O port and one of the device I/O ports. The switch may operate in a connected mode and a disconnected mode. When in the switch is in the disconnected mode, the logic may not form a communication channel between the host I/O port and any of the device I/O ports. In an ATA embodiment, the switch may comply with an AT attachment (ATA) standard, and thus be an ATA switch. The host I/O port may be adapted for coupling to an ATA controller, the device I/O ports may be adapted for coupling to at least one ATA device, and the logic may selectively form an ATA communication channel between the host I/O port and one of the device I/O ports. Several methods for exchanging data between a processing unit coupled to the host I/O port of the switch and one or more devices coupled to device I/O ports of the switch are described. Several methods for performing direct memory access (DMA) transfers to move data between a memory of the processing unit and one or more of the devices are also described.
Patent Number: 6,845,409
Issue Date: 2005-01-18

Primary Category

Biographical Information

Executive Summary

Summary

This patent was granted in ► Log In, which is ► Log In speed.

It has ► Log In claims, which is ► Log In than average for this category.

Its proximity to basic research is ► Log In than others in this category, and it displays ► Log In technology cycle time.

This patent received ► Log In citations from other patents, and references ► Log In other patents, as compared to other patents in this category.

Grant Time

► Log In

Claims

► Log In

► Want to see more? Join for free!

PatentStat Scores in Not categorized
These scores show the percentile ranks for each metric.
For example, a score of 90 means that 90% of similar patents had lower scores.

Patent Grant Time

This patent had ► Log In grant time compared to others in this category.

Patent grant time can be influenced by many factors. Activities within the USPTO that are beyond the control of patent attornies can influence grant time, but short grant times can also indicate well-written patents and dedicated efforts to respond rapidly to USPTO office actions with strong arguments. Shorter grant times are preferable, and the scores for this section are inverse measures — higher scores are better.

Patent Claims

This patent has ► Log In claims compared to others in this category.

The number of claims in a patent is correlated with its strength. Because greater claim counts increase the cost of a patent, more claims can indicate the importance an applicant assigns to a patent. Importantly, some may elect to file claims across multiple patents. A higher score in this metric indicates more claims, relative to others in this category.

Citations From Other Patents

This patent has received ► Log In citations from other patents, than others in this category.

Citations from other patents are an important measure of the significance of a patent. More citations indicate that other technologies build on a patent. Higher scores in this metric are better, and indicate more citations from other patents.

Citations to Other Patents

This patent referenced ► Log In citations to other patents, than others in this category.

A lower number of citations to other patents can be a sign of diminished patent strength. More citations indicate dependence on more other technologies. Higher scores in this category are better, and indicate fewer citations to other patents.

Research and Innovation Indicators
These are percentile ranks — they indicate the percentage of peers with lower scores.

Proximity to Basic Research

► Log In

0%

Proximity to Basic Research

This patent has ► Log In proximity to basic research compared to others in this category.

Proximity to basic research is measured by comparing the number of citations to non-patent literature among a cohort of patents. Because most non-patent citations are primary research papers, a higher count indicates greater proximity to basic research.

► Want to see more? Join for free!

Citations

Patents cited by this patent

Patent Title
6,513,091 Data routing using status-response signals
6,446,148 Enhanced ATA channel command structure for automatic polling, hot swapping and extending coupled peripheral devices
6,275,879 ATA compatible adapter having a shadow register configured to intercept device select information and an automatic interrupt polling for overlapped ATA commands
6,073,220 Apparatus and method for providing a transparent disk drive back-up
5,964,848 Peripheral device control through integrated drive electronics
5,894,560 Method and apparatus for controlling I/O channels responsive to an availability of a plurality of I/O devices to transfer data

Patents that cite this patent

Patent Title
9,274,991 Memory hub architecture having programmable lane widths
9,170,972 Data transmitting device having serial advanced technology attachment device expansion function and serial advanced technology attachment module thereof
9,164,937 Apparatus and method for data bypass for a bi-directional data bus in a hub-based memory sub-system
9,141,311 Multi-use adapters, solid state storage modules and high capacity storage systems
9,082,461 Multiple processor system and method including multiple memory hub modules
9,081,909 Electronic device and method for switching modes of thunderbolt connector thereof
9,032,166 Memory arbitration system and method having an arbitration packet protocol
8,954,687 Memory hub and access method having a sequencer and internal row caching
8,880,833 System and method for read synchronization of memory modules
8,832,404 Memory hub with integrated non-volatile memory
8,788,765 Buffer control system and method for a memory system having outstanding read and write request buffers
8,775,764 Memory hub architecture having programmable lane widths
8,732,383 Reconfigurable memory module and method
8,694,735 Apparatus and method for data bypass for a bi-directional data bus in a hub-based memory sub-system
8,589,643 Arbitration system and method for memory responses in a hub-based memory system
8,555,006 Memory arbitration system and method having an arbitration packet protocol
8,504,782 Buffer control system and method for a memory system having outstanding read and write request buffers
8,499,127 Memory hub with internal cache and/or memory access prediction
8,438,329 System and method for optimizing interconnections of components in a multichip memory module
8,291,173 Apparatus and method for data bypass for a bi-directional data bus in a hub-based memory sub-system
8,244,952 Multiple processor system and method including multiple memory hub modules
8,239,607 System and method for an asynchronous data buffer having buffer write and read pointers
8,209,445 Apparatus and method for direct memory access in a hub-based memory system
8,200,884 Reconfigurable memory module and method
8,195,918 Memory hub with internal cache and/or memory access prediction
8,190,819 System and method for optimizing interconnections of memory devices in a multichip module
8,164,375 Delay line synchronizer apparatus and method
8,127,081 Memory hub and access method having internal prefetch buffers
8,117,371 System and method for memory hub-based expansion bus
8,082,404 Memory arbitration system and method having an arbitration packet protocol
7,975,122 Memory hub with integrated non-volatile memory
7,966,444 Reconfigurable memory module and method
7,966,430 Apparatus and method for direct memory access in a hub-based memory system
7,949,863 Inter-port communication in a multi-port memory device
7,945,737 Memory hub with internal cache and/or memory access prediction
7,913,122 System and method for on-board diagnostics of memory modules
7,899,969 System and method for memory hub-based expansion bus
7,873,775 Multiple processor system and method including multiple memory hub modules
7,870,329 System and method for optimizing interconnections of components in a multichip memory module
7,836,252 System and method for optimizing interconnections of memory devices in a multichip module
7,831,778 Shared nonvolatile memory architecture
7,823,024 Memory hub tester interface and method for use thereof
7,822,893 System and method for data transfer using ATA interface
7,818,712 Reconfigurable memory module and method
7,805,586 System and method for optimizing interconnections of memory devices in a multichip module
7,788,451 Apparatus and method for data bypass for a bi-directional data bus in a hub-based memory sub-system
7,774,559 Method and system for terminating write commands in a hub-based memory system
7,746,095 Memory module and method having improved signal routing topology
7,705,485 Power source and image forming apparatus
7,644,253 Memory hub with internal cache and/or memory access prediction
7,610,430 System and method for memory hub-based expansion bus
7,605,631 Delay line synchronizer apparatus and method
7,594,088 System and method for an asynchronous data buffer having buffer write and read pointers
7,590,797 System and method for optimizing interconnections of components in a multichip memory module
7,581,055 Multiple processor system and method including multiple memory hub modules
7,557,601 Memory module and method having improved signal routing topology
7,546,435 Dynamic command and/or address mirroring system and method for memory modules
7,529,896 Memory modules having a memory hub containing a posted write buffer, a memory device interface and a link interface, and method of posting write requests in memory modules
7,529,273 Method and system for synchronizing communications links in a hub-based memory system
7,519,788 System and method for an asynchronous data buffer having buffer write and read pointers
7,516,363 System and method for on-board diagnostics of memory modules
7,500,072 Migrating data that is subject to access by input/output devices
7,490,211 Memory hub with integrated non-volatile memory
7,489,875 System and method for multiple bit optical data transmission in memory systems
7,461,286 System and method for using a learning sequence to establish communications on a high-speed nonsynchronous interface in the absence of clock forwarding
7,461,194 Apparatus for interconnecting a plurality of process nodes by serial bus
7,447,240 Method and system for synchronizing communications links in a hub-based memory system
7,437,579 System and method for selective memory module power management
7,428,644 System and method for selective memory module power management
7,418,526 Memory hub and method for providing memory sequencing hints
7,415,567 Memory hub bypass circuit and method
7,412,574 System and method for arbitration of memory responses in a hub-based memory system
7,412,571 Memory arbitration system and method having an arbitration packet protocol
7,412,566 Memory hub and access method having internal prefetch buffers
7,411,807 System and method for optically interconnecting memory devices
7,389,366 System and method for dual IDE channel servicing using single multiplexed interface having first and second channel transfer over a common bus
7,389,364 Apparatus and method for direct memory access in a hub-based memory system
7,386,649 Multiple processor system and method including multiple memory hub modules
7,382,639 System and method for optically interconnecting memory devices
7,370,134 System and method for memory hub-based expansion bus
7,366,920 System and method for selective memory module power management
7,363,419 Method and system for terminating write commands in a hub-based memory system
7,310,748 Memory hub tester interface and method for use thereof
7,289,347 System and method for optically interconnecting memory devices
7,282,947 Memory module and method having improved signal routing topology
7,278,060 System and method for on-board diagnostics of memory modules
7,272,682 Memory hub bypass circuit and method
7,260,685 Memory hub and access method having internal prefetch buffers
7,257,683 Memory arbitration system and method having an arbitration packet protocol
7,254,331 System and method for multiple bit optical data transmission in memory systems
7,251,714 Method and system for capturing and bypassing memory transactions in a hub-based memory system
7,245,145 Memory module and method having improved signal routing topology
7,242,213 Memory module and method having improved signal routing topology
7,234,070 System and method for using a learning sequence to establish communications on a high-speed nonsynchronous interface in the absence of clock forwarding
7,222,210 System and method for memory hub-based expansion bus
7,222,197 Apparatus and method for direct memory access in a hub-based memory system
7,213,082 Memory hub and method for providing memory sequencing hints
7,210,059 System and method for on-board diagnostics of memory modules
7,206,887 System and method for memory hub-based expansion bus
7,200,024 System and method for optically interconnecting memory devices
7,194,593 Memory hub with integrated non-volatile memory
7,188,219 Buffer control system and method for a memory system having outstanding read and write request buffers
7,181,584 Dynamic command and/or address mirroring system and method for memory modules
7,180,522 Apparatus and method for distributed memory control in a graphics processing system
7,174,409 System and method for memory hub-based expansion bus
7,149,874 Memory hub bypass circuit and method
7,137,024 System and method for using a learning sequence to establish communications on a high-speed nonsynchronous interface in the absence of clock forwarding
7,136,958 Multiple processor system and method including multiple memory hub modules
7,133,991 Method and system for capturing and bypassing memory transactions in a hub-based memory system
7,133,972 Memory hub with internal cache and/or memory access prediction
7,120,743 Arbitration system and method for memory responses in a hub-based memory system
7,120,727 Reconfigurable memory module and method
7,120,723 System and method for memory hub-based expansion bus
7,107,415 Posted write buffers and methods of posting write requests in memory modules
7,106,611 Wavelength division multiplexed memory module, memory system and method
7,096,286 Disk array device and method of changing the configuration of the disk array device
7,047,351 Memory hub bypass circuit and method
6,980,042 Delay line synchronizer apparatus and method
6,922,739 System and method for dual IDE channel servicing using single multiplexed interface having first and second channel transfer over a common bus

► Want to see more? Join for free!

Information presented on this site is collected from the USPTO and other sources. Errors may have been introduced in the original assembly or analysis of the data.
No warranties are expressed or implied.The content of this site is not a substitute for skilled legal, financial, or other guidance.
Copyright thinkBiotech LLC. All rights reserved.
Privacy policy.
`abc